



DAC4815

Quad 12-Bit Digital-to-Analog Converter (8-Bit Port Interface)

FEATURES

- COMPLETE QUAD DAC INCLUDES INTERNAL REFERENCES AND OUTPUT AMPLIFIERS
- GUARANTEED SPECIFICATIONS OVER TEMPERATURE
- GUARANTEED MONOTONIC OVER TEMPERATURE
- HIGH-SPEED 8 + 4-BIT PARALLEL INTERFACE
- LOW POWER, 600mW (150mW/DAC)
- LOW GAIN DRIFT, 5ppm/°C
- LOW NONLINEARITY: ±1/2 LSB max
- BIPOLAR OUTPUT
- CLEAR/RESET TO BIPOLAR ZERO


DESCRIPTION

The DAC4815 is one in a family of dual and quad 12-bit digital-to-analog converters (DACs). Serial, 8-bit, 12-bit interfaces are available.

The DAC4815 is complete. It contains CMOS logic, switches, a high-performance buried-zener reference, and low-noise bipolar output amplifiers. No external components are required for bipolar $\pm 10V$ output range.

The DAC4815 has a 2-byte (8 + 4) double-buffered interface. Data is first loaded (level transferred) into the input registers in two steps for each DAC. Then both DACs are updated simultaneously. The DAC has an asynchronous clear control for reset to bipolar zero. This feature is useful for power-on reset or system calibration. The DAC4815 is packaged in a 28-pin plastic DIP rated for the -40° C to $+85^{\circ}$ C extended industrial temperature range.

High-stability laser-trimmed thin film resistors assure high reliability and true 12-bit integral and differential linearity over the full specified temperature range.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS, Guaranteed over $T_A = -40^{\circ}C$ to +85°C unless otherwise specified.

ELECTRICAL

Specifications as shown for V_S = $\pm 12V$ or $\pm 15V,~V_L$ = +5V, and R_L = $2k\Omega$ unless otherwise noted.

		D	AC4815A	P		DAC4815B	P		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS	
DIGITAL INPUTS Resolution V _{IH} (Input High Voltage) V _{IL} (Input Low Voltage) I _{IN} (Input Current)	T _A = 25°C	12 2 0		5 0.8 ±1	* *		* *	Bits V V μA	
C _{IN} (Input Capacitance)	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		0.8	±10		*	*	μA pF	
ACCURACY Integral, Relative Linearity ⁽¹⁾ Differential Nonlinearity ⁽²⁾ Bipolar Zero Error Gain Error Power Supply Sensitivity ⁽³⁾	$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ With Internal or External 10.0V Ref $V_S = \pm 11.4V \text{ to } \pm 18V$ $V_L = +4.5V \text{ to } +5.5V$		±1.5/–1 ±20	±1 ±1 ±0.2 30		±10	±1/2 * ±1 mV ±0.15 *	LSB LSB LSB % ppmFSR/V	
TEMPERATURE DRIFT Gain Drift Bipolar Zero Drift			±5 ±5	±30 ±15		*	±20 ±8	ppm/°C ppmFSR/°C	
REFERENCE OUTPUT Output Voltage Reference Drift Output Current Max Load Capacitance (For Stability) Short Circuit Current Load Regulation $(\Delta V_{OUT} vs \Delta I_{LOAD})$ Supply Regulation	$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C$ to +85°C	+9.980 +10/–5 +5/–5	+10 ±2 500 ±20	+10.020 ±30 40 ±5	+9.985 * *	* * *	+10.015 ±20 *	V ppm/°C mA mA pF mA ppm/mA ppm/V	
$\begin{array}{l} (\Delta \ V_{OUT} \ vs \ \Delta \ V_S) \\ \hline \textbf{-REFERENCE OUTPUT, Inverter} \\ \hline -10V \ Reference \\ \hline -10V \ Reference \\ D V Reference \\ \hline D C \ Output \ Impedance \\ Output \ Current \\ \hline Max \ Load \ Capacitance \ (For \ Stability) \\ Short \ Circuit \ Current \\ \end{array}$		-10.020 ±7	-10 0.1 200 30	-9.980 ±30	-10.015 *	* * *	-9.985 ±20	V ppm/°C Ω mA pF mA	
REFERENCE INPUT Reference Input Resistance Inverter Input Resistance BPO Input Resistance Reference Input Range		1.75 7 3.5	2.5 10 5	±10	* * *	* * *	*	kΩ kΩ kΩ V	
ANALOG SIGNAL OUTPUTS Voltage Range DC Output Impedance Output Current Max Load Capacitance (For Stability) Short Circuit Current	V _{OUT}	-V _S + 1.4 ±5	0.1 500 ±30	+V _S - 1.4	*	* * *	*	V Ω mA pF mA	
DYNAMIC PERFORMANCE ⁽⁴⁾ Settling Time Slew Rate Small-Signal Bandwidth	C_L = 100pF To 1/2 LSB of Full Scale		3.5 10 3	10		* * *	*	μs V/μs MHz	
ANALOG GROUND CURRENT (Code Dependent)			±4			*		mA	
DIGITAL CROSSTALK	Full Scale Transition C _L = 100pF		3			*		nV-s	
DIGITAL-TO-ANALOG GLITCH IMPULSE			30			*		nV-s	
POWER SUPPLY +V _S and -V _S +V _L +I _S -I _S +I _L +I _L Total Power, All DACs	Digital Inputs = 0V or +V _L Digital Inputs = V _{IL} or V _{IH}	±11.4 4.5	±15 5 +20 -20 0.4 600	±18 5.5 +24 -25.5 2 10 753	*	* * * *	* * * * *	V V mA mA mA mW	

SPECIFICATIONS (CONT), Guaranteed over $T_A = -40^{\circ}C$ to +85°C unless otherwise specified.

ELECTRICAL

Specifications as shown for V_S = $\pm 12V$ or $\pm 15V$, V_L = +5V, and R_L = $2k\Omega$ unless otherwise noted.


		I	DAC4815A	Р	C	AC4815B	2	
PARAMETER	CONDITIONS	MIN	TYP	МАХ	MIN	ТҮР	MAX	UNITS
TEMPERATURE RANGE								
Specified		-40		+85	*		*	°C
Operating		-40		+85	*		*	°C
Thermal Resistance, θ_{JA}			75			*		°C/W

NOTES: (1) End point linearity. (2) Guaranteed monotonic. (3) Change in bipolar full scale output. Includes effect of voltage output DAC, voltage references. (4) Guaranteed but not tested.

PIN DESIGNATIONS

PIN	DESCRIPTOR	FUNCTION	PIN	DESCRIPTOR	FUNCTION
1	V _{OUT} B	Analog output voltage, DAC B	28	A ₂	Address line 2 input
2	V _{OUT} A	Analog output voltage, DAC A	27	A ₁	Address line 1 input
3	-V _{REF} Out	Negative reference voltage output (-10V output)	26	A ₀	Address line 0 input
4	V _{REF} In	± Reference voltage input	25	D ₇	Data bit 7 input
5	+V _{REF} Out	Positive reference voltage output (+10V output)	24	D ₆	Data bit 6 input
6	BPO	Bipolar offset input, DAC A, B, C, and D	23	D ₅	Data bit 5 input
7	-Vs	Negative analog power supply, -15V input	22	D ₄	Data bit 4 input
8	+Vs	Positive analog power supply, +15V input	21	D ₃	Data bit 3 input
9	AGND	Analog common	20	D ₂	Data bit 2 input
10	DGND	Digital common	19	D ₁	Data bit 1 input
11	+VL	Positive logic power supply, +5V input	18	D ₀	Data bit 0 input
12	V _{OUT} D	Analog output voltage, DAC D	17	Ē	Latch data enable, DAC A, B, C, and D
13	V _{OUT} C	Analog output voltage, DAC C	16	CS	Chip select enable, DAC A, B, C, and D
14	CLR	Asynchronous input reset to zero	15	WR	Write input, DAC A, B, C, and D

PIN CONFIGURATIONS



ORDERING INFORMATION

MODEL	LINEARITY ERROR (LSB)
DAC4815AP	±1
DAC4815BP	±1/2

ABSOLUTE MAXIMUM RATINGS

+V ₁ to AGND	0V, +7V
+VL to DGND	0V, +7V
+V _S to AGND	0V, +18V
-V _s to AGND	0V,–18V
AGND to DGND	±0.3V
Any digital input to GND	–0.3V, +V _L +0.3V
Ref In to AGND	±25V
Ref In to DGND	<u>±2</u> 5V
Storage Temperature Range	–55°C to +125°C
Operating Temperature Range	–40°C to +85°C
Lead Temperature (soldering, 10s)	+300°C
Junction Temperature	+155°C
Output Short Circuit	Continuous to common or $\pm V_S$
Reference Short Circuit	Continuous to common or +V _S

ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

PACKAGE INFORMATION


MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
DAC4815AP	28-Pin Plastic DIP	215
DAC4815BP	28-PIn Plastic DIP	215


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.




TYPICAL PERFORMANCE CURVES


 T_{A} = +25°C, V_{S} = ±12V or ±15V, V_{L} = +5V unless otherwise noted.






CHANGE OF GAIN, BIPOLAR OFFSET AND ZERO ERROR vs TEMPERATURE 1.5E+00 1.5E-02 △ Bipolar Offset and Zero Error (mV) 1.0E+00 1.0E-02 ∆ Gain Error (%) Gain Error 5.0E-03 5.0E+00 Bipolar Zero 0.0E+00 0.0E+00 . Bipolar Offset -5.0E-01 -5.0E-03 -1.0E+00 -1.0E-02 -1.5E+00 -1.5E-02 0 100 -40 -20 20 40 60 +80 Temperature (°C)





NOTE: Crosstalk is dominated by digital crosstalk/ feedthrough of LE signal.





OUTPUT VOLTAGE SWING vs RESISTOR LOAD




TYPICAL PERFORMANCE CURVES (CONT)


 T_{A} = +25°C, V_{S} = ±12V or ±15V, V_{L} = +5V unless otherwise noted.






SETTLING TIME BIPOLAR (+10V to -10V Step) -10V +5V 0V Time (2µs/div)










FUNCTIONAL BLOCK DIAGRAM, DAC4815 - Quad 12-bit DAC, 8-bit Port



DAC4815

TIMING CHARACTERISTICS

 $+V_{L} = +5V, T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C.$

ARAMETER	MINIMUM	$A_0 - A_2 \longrightarrow \frac{1}{1 + t_2 + -t_4 + 1} \longrightarrow \frac{5V}{0V}$
-Address Valid to Write Setup Time	20ns	
-Address Valid to Write Hold Time	10ns	$\rightarrow t_5 \leftarrow t_6 \rightarrow 000$
Data Setup Time	30ns	5V
Data Hold Time	10ns	CS $t_7 \rightarrow$ V
5-Chip Select to LE or Write	0ns	5V
Setup Time		LE, WR
-Chip Select to LE or Write	0ns	
Hold Time		CLR
	40ns	NOTES: (1) All input signal rise and fall times are measured
- ₃—Clear Pulse Width	40ns	from 10% to 90% of +5V. $t_R = t_F = 5$ ns.
		(2) Timing measurement reference level is V _{IH} + V _{IL} .
		2

INTERFACE LOGIC TRUTH TABLE

CLR	LE	CS	WR	A ₂	A ₁	A ₀	FUNCTION
1	1	0	0	0	0	0	DAC A LS input register loaded with D7-D0(LSB)
1	1	0	0	0	0	1	DAC A MS input register loaded with D3(MSB)-D0
1	1	0	0	0	1	0	DAC B LS input register loaded with D7-D0(LSB)
1	1	0	0	0	1	1	DAC B MS input register loaded with D3(MSB)-D0
1	1	0	0	1	0	0	DAC C LS input register loaded with D7-D0(LSB)
1	1	0	0	1	0	1	DAC C MS input register loaded with D3(MSB)-D0
1	1	0	0	1	1	0	DAC D LS input register loaded with D7-D0(LSB)
1	1	0	0	1	1	1	DAC D MS input register loaded with D3(MSB)-D0
1	0	0	1	Х	Х	Х	All DAC registers updated simultaneously from input registers
1	0	0	0	Х	Х	х	All DAC registers are transparent
1	Х	1	Х	Х	Х	Х	No data transfer
1	1	Х	1	Х	Х	Х	No data transfer
0	Х	Х	Х	Х	Х	Х	Input registers cleared = 000_{HEX} , DAC registers = 800_{HEX}

NOTE: X = Don't care.

DISCUSSION OF SPECIFICATIONS

INPUT CODES

All digital inputs of the DAC4815 are TTL and 5V CMOS compatible. Input codes for the DAC4815 are BOB (Bipolar Offset Binary). See Figure 3 for $\pm 10V$ bipolar connection.

BIPOLAR OUTPUTS FOR SELECTED INPUT

DIGITAL INPUT	BIPOLAR (BOB)
FFF _{HEX}	+Full Scale
800 _{HEX}	Zero
7FF _{HEX}	Zero – 1 LSB
000 _{HEX}	–Full Scale

INTEGRAL OR RELATIVE LINEARITY

This term, also know as end point linearity, describes the transfer function of analog output to digital input code. Integral linearity error is the deviation of the analog output versus code transfer function from a straight line drawn through the end points.

DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the deviation from an ideal 1 LSB change in the output voltage when the input code changes by 1 LSB. A differential nonlinearity specification of ± 1 LSB maximum guarantees monotonicity.

BIPOLAR ZERO ERROR

The output voltage for code 800_{HEX} .

GAIN ERROR

The deviation of the output voltage span ($V_{MAX} - V_{MIN}$) from the ideal span of 20V - 1 LSB (bipolar mode). The gain error is specified with and without the internal +10V reference error included.

OUTPUT SETTLING TIME

The time required for the output voltage to settle within a percentage-of-full-scale error band for a full scale transition. Settling to $\pm 0.012\%$ (1/2 LSB) is specified for the DAC4815.



DIGITAL-TO-ANALOG GLITCH

Ideally, the DAC output would make a clean step change in response to an input code change. In reality, glitches occur during the transition. See Typical Performance Curves.

DIGITAL CROSSTALK

Digital crosstalk is the glitch impulse measured at the output of one DAC due to a full scale transition on the other DAC—see Typical Performance Curves. It is dominated by digital coupling. Also, the integrated area of the glitch pulse is specified in nV–s. See table of electrical specifications.

DIGITAL FEEDTHROUGH

Digital feedthrough is the noise at a DAC output due to activity on the digital inputs—see Typical Performance Curves.

OPERATION

Depending on the address selected, the 4 MSBs or the 8 LSBs are written into the appropriate input register for each DAC when the \overline{WR} signal is brought low. The data are latched in the input register when the \overline{WR} goes high. Data are then transferred from the input registers to the DAC latch registers by bringing \overline{LE} low. The data are latched in the DAC latch registers when \overline{LE} goes high. All DACs are updated simultaneously.

When $\overline{\text{CLR}}$ is brought low, the input registers are cleared to 000_{HEX} while the DAC registers = 800_{HEX} . If $\overline{\text{LE}}$ is brought low after $\overline{\text{CLR}}$ the DACs are updated with 000_{HEX} resulting in -10V (bipolar) or OV (unipolar) on the output.

CIRCUIT DESCRIPTION

Each of the four DACs in the DAC4815 consists of a CMOS logic section, a CMOS DAC cell, and an output amplifier. One buried-zener +10.0V reference and a -10V reference are shared by all DACs.

Figure 1 is a simplified circuit for a DAC cell. An R, 2R ladder network is driven by a voltage reference at V_{REF} . Current from the ladder is switched either to I_{OUT} or AGND by 12 single-pole double-throw CMOS switches. This maintains constant current in each leg of the ladder regardless of digital input code. This makes the resistance at V_{REF} constant (it can be driven by either a voltage or current reference). The reference can be either positive or negative polarity with a range of up to ±10V.

CMOS switches included in series with the ladder terminating resistor and the feedback resistor, R_{FB} , compensate for the temperature drift of the ladder switch ON resistance.

The output op amps are connected as transimpedance amplifiers to convert the DAC-cell output current into an output voltage. They have been specially designed and compensated for precision and fast settling in this application.




FIGURE 1. Simplified Circuit Diagram of DAC Cell.

POWER SUPPLY CONNECTIONS

The DAC4815 is specified for operation with power supplies of $V_L = +5V$ and $V_S =$ either ±12V or ±15V. Even with the V_S supplies at ±11.4V the DACs can swing a full ±10V. Power supply decoupling capacitors (1µF tantalum) should be located close to the DAC power supply connections.

Separate digital and analog ground pins are provided to permit separate current returns. They should be connected together at one point. Proper layout of the two current returns will prevent digital logic switching currents from degrading the analog output signal. The analog ground current is code dependent so the impedance to the system reference ground must be kept to a minimum. Connect DACs as shown in Figure 2 or use a ground plane to keep ground impedance less than 0.1Ω for less than 0.1LSB error.

±10V OUTPUT RANGE CONNECTION

For a $\pm 10V$ bipolar output connect the DAC4815 as shown in Figure 3.

CONNECTION TO DIGITAL BUS

DAC4815s can easily be connected to a μ processor bus. Decode your address lines to derive the control signals shown in Figure 4. Only one LATCH signal is required for a system where all DAC4815s are updated simultaneously. If your want to update DAC4815s independently, use separate LATCH signals. The LATCH and WRITE signals can be brought low simultaneously to update the DAC registers with the same processor instruction that writes the final 8-bit data word the DAC input registers.






FIGURE 2. Recommended Ground Connections for Multiple DAC Packages.



9




FIGURE 3. Analog Connections for ±10V DAC Output.




FIGURE 4. Logic Connections for Multiple DAC4815 Packages.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
DAC4815AP	OBSOLETE	PDIP	NTD	28	TBD	Call TI	Call TI
DAC4815BP	OBSOLETE	PDIP	NTD	28	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated